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1. General  description
The 74HC541; 74HCT541 is an octal non-inverting buffer/line driver with 3-state outputs. 
The device features two output enables (OE1 and OE2). A HIGH on OEn causes the 
outputs to assume a high-impedance OFF-state. Inputs include clamp diodes that enable 
the use of current limiting resistors to interface inputs to voltages in excess of VCC.
2.  Features and benefits
 Non-Inverting outputs
 Complies with JEDEC standard no. 7A
 Input levels:
 For 74HC541: CMOS level
 For 74HCT541: TTL level
 ESD protection:
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-A exceeds 200 V
 Multiple package options
 Specified from 40 C to +85 C and from 40 C to +125 C
3. Ordering  information
 
74HC541; 74HTC541
Octal buffer/line driver; 3-state
Rev. 3 — 15 April 2014 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74HC541N 40 Ct o+ 1 2 5C DIP20 plastic dual in-line package; 20 leads (300 mil) SOT146-1
74HCT541N
74HC541D 40 C to +125 C SO20 plastic small outline package; 20 leads; 
body width 7.5 mm
SOT163-1
74HCT541D
74HC541DB 40 Ct o+ 1 2 5C SSOP20 plastic shrink small outline package; 20 leads; 
body width 5.3 mm
SOT339-1
74HCT541DB
74HC541PW 40 Ct o+ 1 2 5C TSSOP20 plastic thin shrink small outline package; 20 leads; 
body width 4.4 mm
SOT360-1
74HCT541PW74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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4. Functional  diagram
 
Fig 1. Logic symbol Fig 2. IEC logic symbol
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Fig 3. Functional diagram
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Fig 4. Logic diagram
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5. Pinning  information
5.1 Pinning
 
5.2 Pin description
 
6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
Fig 5. Pin configuration DIP20, SO20 and (T)SSOP20
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Table 2. Pin description
Symbol Pin Description
OE1 1 output enable input (active LOW)
A0 to A7 2, 3, 4, 5, 6, 7, 8, 9 data input
GND 10 ground (0 V)
Y0 to Y7 18, 17, 16, 15, 14, 13, 12, 11 data output
OE2 19 output enable input (active LOW)
VCC 20 supply voltage
Table 3. Functional table[1]
Control Input Output
OE1 OE2 An Yn
LL L L
LL H H
XH X Z
HX X Z74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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7. Limiting  values
 
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For DIP20 packages: above 70 C the value of Ptot derates linearly with 12 mW/K.
For SO20 packages: above 70 C the value of Ptot derates linearly with 8 mW/K.
For (T)SSOP20 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
8.  Recommended operating conditions
 
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7 V
IIK input clamping current VI < 0.5 V or VI >V CC +0 . 5  V [1] - 20 mA
IOK output clamping current VO < 0.5 V or VO >V CC +0 . 5V [1] - 20 mA
IO output current 0.5 V < VO < VCC +0 . 5V - 35 mA
ICC supply current - 70 mA
IGND ground current 70 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation [2]
DIP20 - 750 mW
SO20, SSOP20, TSSOP20 - 500 mW
Table 5. Recommended operating conditions
 Voltages are referenced to GND (ground = 0 V)
Symbol Parameter Conditions 74HC541 74HCT541 Unit
Min Typ Max Min Typ Max
VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V
VI input voltage 0 - VCC 0- V CC V
VO output voltage 0 - VCC 0- V CC V
Tamb ambient temperature 40 +25 +125 40 +25 +125 C
t/V input transition rise and fall rate VCC = 2.0 V - - 625 - - - ns/V
VCC = 4.5 V - 1.67 139 - 1.67 139 ns/V
VCC =  6 . 0  V --8 3 ---n s / V74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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9. Static  characteristics
 
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Tamb = 25 C Tamb = 40 C 
to +85 C
Tamb = 40 C 
to +125 C
Unit
Min Typ Max Min Max Min Max
74HC541
VIH HIGH-level 
input voltage
VCC = 2.0 V 1.5 1.2 - 1.5 - 1.5 - V
VCC = 4.5 V 3.15 2.4 - 3.15 - 3.15 - V
VCC = 6.0 V 4.2 3.2 - 4.2 - 4.2 - V
VIL LOW-level 
input voltage
VCC = 2.0 V - 0.8 0.5 - 0.5 - 0.5 V
VCC = 4.5 V - 2.1 1.35 - 1.35 - 1.35 V
VCC = 6.0 V - 2.8 1.8 - 1.8 - 1.8 V
VOH HIGH-level 
output voltage
VI =V IH or VIL
IO = 20 A; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V
IO = 20 A; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.4 - V
IO = 20 A; VCC = 6.0 V 5.9 6.0 - 5.9 - 5.9 - V
IO = 6.0 mA; VCC = 4.5 V 3.98 4.32 - 3.84 - 3.7 - V
IO = 7.8 mA; VCC = 6.0 V 5.48 5.81 - 5.34 - 5.2 - V
VOL LOW-level 
output voltage
VI =V IH or VIL
IO = 20 A; VCC = 2.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 4.5 V - 0 0.1 - 0.1 - 0.1 V
IO = 20 A; VCC = 6.0 V - 0 0.1 - 0.1 - 0.1 V
IO = 6.0 mA; VCC = 4.5 V - 0.15 0.26 - 0.33 - 0.4 V
IO = 7.8 mA; VCC = 6.0 V - 0.16 0.26 - 0.33 - 0.4 V
II input leakage 
current
VI = VCC or GND; VCC =6 . 0V - - 0.1 - 1.0 - 1.0 A
IOZ OFF-state 
output current
per input pin; VI =V IH or VIL; 
VO =V CC or GND; 
other inputs at VCC or GND; 
VCC =6 . 0V ;  I O =0A
-- 0.5 - 5.0 - 10 A
ICC supply current VI = VCC or GND; IO =0A ;  
VCC =6 . 0V
- - 8.0 - 80 - 160 A
CI input 
capacitance
-3 . 5- - - - - p F
74HCT541
VIH HIGH-level 
input voltage
VCC = 4.5 V to 5.5 V 2.0 1.6 - 2.0 - 2.0 - V
VIL LOW-level 
input voltage
VCC = 4.5 V to 5.5 V - 1.2 0.8 - 0.8 - 0.8 V
VOH HIGH-level 
output voltage
VI =V IH or VIL; VCC = 4.5 V
IO = 20 A 4.4 4.5 - 4.4 - 4.4 - V
IO = 6.0 mA 3.98 4.32 - 3.84 - 3.7 - V74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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10. Dynamic characteristics
 
VOL LOW-level 
output voltage
VI =V IH or VIL; VCC = 4.5 V
IO = 20 A; - 0 0.1 - 0.1 - 0.1 V
IO = 6.0 mA; - 0.16 0.26 - 0.33 - 0.4 V
II input leakage 
current
VI = VCC or GND; VCC =5 . 5V - - 0.1 - 1.0 - 1.0 A
IOZ OFF-state 
output current
per input pin; VI =V IH or VIL; 
VO =V CC or GND; 
other inputs at VCC or GND; 
VCC =5 . 5V ;  I O =0A
-- 0.5 - 5.0 - 10 A
ICC supply current VI =V CC or GND; IO = 0 A; 
VCC =5 . 5V
- - 8.0 - 80 - 160 A
ICC additional 
supply current
per input pin; IO =0A ;  
VI =V CC  2.1 V; 
other inputs at VCC or GND; 
VCC = 4.5 V to 5.5 V
An input - 70 252 - 315 - 343 A
OE1 input - 150 540 - 675 - 735 A
OE2 input - 100 360 - 450 - 490 A
CI input 
capacitance
-3 . 5- - - - - p F
Table 6. Static characteristics …continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Tamb = 25 C Tamb = 40 C 
to +85 C
Tamb = 40 C 
to +125 C
Unit
Min Typ Max Min Max Min Max
Table 7. Dynamic characteristics
GND = 0 V; CL = 50 pF; for test circuit, see Figure 8.
Symbol Parameter Conditions Tamb = 25 C Tamb = 40 C to +125 C Unit
Min Typ Max Max (85 C) Max (125 C)
74HC541
tpd propagation delay An to Yn; see Figure 6 [1]
VCC = 2.0 V - 33 115 145 175 ns
VCC = 4.5 V - 12 23 29 35 ns
VCC = 5.0 V; CL =1 5p F - 1 0 - - - n s
VCC = 6.0 V - 10 20 25 30 ns
ten enable time OEn to Yn; see Figure 7 [1]
VCC = 2.0 V - 55 160 200 240 ns
VCC = 4.5 V - 20 32 40 48 ns
VCC = 6.0 V - 16 27 34 41 ns
tdis disable time OEn to Yn; see Figure 7 [1]
VCC = 2.0 V - 61 160 200 240 ns
VCC = 4.5 V - 22 32 40 48 ns
VCC = 6.0 V - 18 27 34 41 ns74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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[1] tpd is the same as tPLH and tPHL.
ten is the same as tPZL and tPZH.
tdis is the same as tPLZ and tPHZ.
[2] tt is the same as tTHL and tTLH.
[3] CPD is used to determine the dynamic power dissipation (PD in W):
PD =C PD  VCC
2  fi  N+ (CL  VCC
2  fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
 (CL  VCC
2  fo) = sum of outputs.
tt transition time see Figure 6 [2]
VCC = 2.0 V - 14 60 75 90 ns
VCC = 4.5 V - 5 12 15 18 ns
VCC = 6.0 V - 4 10 13 15 ns
CPD power dissipation 
capacitance
per package; 
VI =G N Dt oV CC
[3] -3 7- - - p F
74HCT541
tpd propagation delay An to Yn; see Figure 6 [1]
VCC = 4.5 V - 15 28 35 42 ns
VCC = 5.0 V; CL =1 5p F - 1 2 - - - n s
ten enable time OEn to Yn; see Figure 7 [1]
VCC = 4.5 V - 21 35 44 53 ns
tdis disable time OEn to Yn; see Figure 7 [1]
VCC = 4.5 V - 21 35 44 53 ns
tt transition time VCC = 4.5 V; see Figure 6 [2] - 5 12 15 18 ns
CPD power dissipation 
capacitance
per package; 
VI =G N Dt oV CC  1.5 V
[3] -3 9- - - p F
Table 7. Dynamic characteristics
GND = 0 V; CL = 50 pF; for test circuit, see Figure 8.
Symbol Parameter Conditions Tamb = 25 C Tamb = 40 C to +125 C Unit
Min Typ Max Max (85 C) Max (125 C)74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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11. Waveforms
 
 
 
Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 6. Input to output propagation delays
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Measurement points are given in Table 8.
VOL and VOH are typical voltage output levels that occur with the output load.
Fig 7. 3-state enable and disable times
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Table 8. Measurement points
Type Input Output
VM VM VX VY
74HC541 0.5VCC 0.5VCC 0.1VCC 0.9VCC
74HCT541 1.3 V 1.3 V 0.1VCC 0.9VCC74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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Test data is given in Table 9.
Definitions test circuit:
RT = Termination resistance should be equal to output impedance Zo of the pulse generator
CL = Load capacitance including jig and probe capacitance
RL = Load resistance
S1 = Test selection switch
Fig 8. Test circuit for measuring switching times
VM VM
tW
tW
10 %
90 %
0 V
VI
VI
negative
pulse
positive
pulse
0 V
VM VM
90 %
10 %
tf
tr
tr
tf
001aad983
DUT
VCC VCC
VI VO
RT
 RL S1
CL
open G
Table 9. Test data 
Type Input Load S1 position
VI tr, tf CL RL tPHL, tPLH tPZH, tPHZ tPZL, tPLZ
74HC541 VCC 6n s 1 5p F ,  5 0  p F 1k  open GND VCC
74HCT541 3 V 6 ns 15 pF, 50 pF 1 k open GND VCC74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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12. Package outline
 
Fig 9. Package outline SOT146-1 (DIP20)
UNIT A
max.
1 2 b1 cD E e M H L
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
SOT146-1
99-12-27
03-02-13
A  
min.
A  
max. b Z
max. w ME e1
1.73
1.30
0.53
0.38
0.36
0.23
26.92
26.54
6.40
6.22
3.60
3.05
0.254 2.54 7.62
8.25
7.80
10.0
  8.3
2 4.2 0.51 3.2
0.068
0.051
0.021
0.015
0.014
0.009
1.060
1.045
0.25
0.24
0.14
0.12
0.01 0.1 0.3
0.32
0.31
0.39
0.33
0.078 0.17 0.02 0.13
SC-603 MS-001
MH
c
(e  ) 1
ME
A
L
s
e
a
t
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n
g
 
p
l
a
n
e
A1
w M
b1
e
D
A2
Z
20
1
11
10
b
E
pin 1 index
0 5 10 mm
scale
Note
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 
(1) (1) (1)
DIP20: plastic dual in-line package; 20 leads (300 mil) SOT146-174HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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Fig 10. Package outline SOT163-1 (SO20)
UNIT
A
max. A1 A2 A3 bp cD (1) E(1) (1) eH E LL p Q Z y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
2.65 0.3
0.1
2.45
2.25
0.49
0.36
0.32
0.23
13.0
12.6
7.6
7.4 1.27
10.65
10.00
1.1
1.0
0.9
0.4 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
1.1
0.4
 SOT163-1
10
20
w M
bp
detail X
Z
e
11
1
D
y
0.25
 075E04  MS-013
pin 1 index
0.1 0.012
0.004
0.096
0.089
0.019
0.014
0.013
0.009
0.51
0.49
0.30
0.29 0.05
1.4
0.055
0.419
0.394
0.043
0.039
0.035
0.016
0.01
0.25
0.01 0.004
0.043
0.016 0.01
0 5 10 mm
scale
X
θ
A
A1
A2
HE
Lp
Q
E
c
L
v M A
(A  ) 3
A
SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1
99-12-27
03-02-1974HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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Fig 11. Package outline SOT339-1 (SSOP20)
UNIT A1 A2 A3 bp cD (1) E(1) eH E LL p Q (1) Z y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.21
0.05
1.80
1.65
0.38
0.25
0.20
0.09
7.4
7.0
5.4
5.2
0.65
7.9
7.6
0.9
0.7
0.9
0.5
8
0
o
o 0.13 1.25 0.2 0.1
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. 
1.03
0.63
 SOT339-1  MO-150
99-12-27
03-02-19
X
w M
θ
A
A1
A2
bp
D
HE
Lp
Q
detail X
E
Z
e
c
L
v M A
(A  ) 3
A
11 0
20 11
y
0.25
pin 1 index
0 2.5 5 mm
scale
SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm SOT339-1
A
max.
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Fig 12. Package outline SOT360-1 (TSSOP20)
UNIT A1 A2 A3 bp cD (1) E (2) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
6.6
6.4
4.5
4.3
0.65
6.6
6.2
0.4
0.3
0.5
0.2
8
0
o
o 0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
 SOT360-1  MO-153
99-12-27
03-02-19
w M
bp
D
Z
e
0.25
11 0
20 11
pin 1 index
θ
A A1
A2
Lp
Q
detail X
L
(A  ) 3
HE
E
c
v M A
X
A
y
0 2.5 5 mm
scale
TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1
A
max.
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13. Abbreviations
 
14. Revision history
 
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal-Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
LSTTL Low-power Schottky Transistor-Transistor Logic
MM Machine Model
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74HC_HCT541 v.3 20140415 Product data sheet - 74HC_HCT541_CNV v.2
Modifications: • The format of this data sheet has been redesigned to comply with the new identity 
guidelines of NXP Semiconductors.
• Legal texts have been adapted to the new company name where appropriate.
74HC_HCT541_CNV v.2 19901201 Product specification - -74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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15. Legal information
15.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
15.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74HC_HCT541 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74HC541; 74HTC541
Octal buffer/line driver; 3-state
© NXP Semiconductors N.V. 2014. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 15 April 2014
Document identifier: 74HC_HCT541
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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